Serial No. 10/073,022 OKI.462 Amendment dated October 29, 2003

REMARKS

Claim 1 is pending in the present application. Claim 1 has been amended.

Claims 2-25 have been canceled. Applicant respectfully reserves the right to file a divisional application including non-elected claims 4-25.

Priority Under 35 U.S.C. 119

Applicant notes the Examiner's acknowledgment of the Claim for Priority under 35 U.S.C. 119, and receipt of the certified copy of the priority document.

Drawings

Applicant notes the Examiner's acceptance of the drawings as filed along with the present application on February 12, 2002.

Claim Rejections-35 U.S.C. 102 and 103

Claims 1 and 2 have been rejected under 35 U.S.C. 102(b) as being anticipated by the Wilford reference (U.S. Patent No. 6,020,762). Claim 3 has been rejected under 35 U.S.C. 103(a) as being unpatentable over the Wilford reference. The following comments are offered in view of pending claim 1, which has been amended to include the features of dependent claims 2 and 3.

The Examiner has alleged that the Wilford reference discloses all the features as claimed, except for a fifth transistor circuit including a second conductive type fifth

Serial No. 10/073,022 OKI.462 Amendment dated October 29, 2003

transistor and a second conductive type sixth transistor as featured in order with respect to a second power supply line, a control signal and a second node. The Examiner has alleged that rearrangement of transistors 143 and 145 in Fig. 4 of the Wilford reference to meet the features of claim 1 as pending would have been obvious, since rearrangement of parts involves only routine skill in the art. This rejection is respectfully traversed for the following reasons.

The level shift circuit of claim 1 features a fifth transistor, as provided between the second power supply line and the sixth transistor, which is switchable responsive to the control signal. The sixth transistor of claim 1 is provided between the second node of the level shift circuit and the fifth transistor, and is switchable responsive to the inverted value of the input signal. Since the sixth transistor of the fifth transistor circuit of claim 1 is arranged between the fifth transistor and the second node, any noise generated by the fifth transistor due to transitions of the control signal is comparatively more remote from the second node, thus suppressing the impact of this noise on the second node.

In the Fig. 4 circuit of the Wilford reference, transistor 143 is switchable responsive to the low voltage control signal as provided on line 141, and is coupled directly to node C of the voltage translator. Thus, noise generated by transistor 143 responsive to transitions of the lower voltage control signal has a much greater impact on node C, in contrast to the level shift circuit of claim 1. That is, noise generated responsive to the low voltage control signal in the Wilford reference is not suppressed

as in the level shift circuit of claim 1. Applicant therefore respectfully submits that the level shift circuit of claim 1 would not have been obvious in view of the prior art as relied upon by the Examiner, and that the above noted rejections, insofar as they may pertain to presently pending claim 1, are improper for at least these reasons.

Conclusion

As noted above, claim 1 has been amended merely to include the features of dependent claim 3 and intermediate claim 2. Accordingly, since the scope of claim 1 as amended is equivalent to original claim 3, this Amendment should not be construed as narrowing scope within the meaning of *Festo*.

The Examiner is respectfully requested to reconsider and withdraw the corresponding rejections, and to pass the claim of the present application to issue, for at least the above reasons.

In the event that there are any outstanding matters remaining in the present application, please contact Andrew J. Telesz, Jr. (Reg. No. 33,581) at (703) 715-0870 in the Washington, D.C. area, to discuss these matters.

Serial No. 10/073,022 OKI.462 Amendment dated October 29, 2003

If necessary, the Commissioner is hereby authorized in this, concurrent, and future replies, to charge payment for any additional fees that may be required, or credit any overpayment, to Deposit Account No. 50-0238.

Respectfully submitted,

VOLENTINE FRANCOS, P.L.L.C.

Andrew J. Telesz, Jr.

Registration No. 33,581

AJT:dmc

VOLENTINE FRANCOS, P.L.L.C. 12200 Sunrise Valley Drive, Suite 150 Reston, Virginia 20191 Telephone No.: (703) 715-0870

Facsimile No.: (703) 715-0877